DS05-10181-3E

MEMORY

CMOS 1M \times 4 BIT HYPER PAGE MODE DYNAMIC RAM

MB814405C-60/-70

CMOS 1,048,576 × 4 BIT Hyper Page Mode Dynamic RAM

■ DESCRIPTION

The Fujitsu MB814405C is a fully decoded CMOS Dynamic RAM (DRAM) that contains 4,194,304 memory cells accessible in 4-bit increments. The MB814405C features the "hyper page" mode of operation which provides extended valid time for data output and higher speed random access of up to 1,024 ×4 bits of data within the same row than the fast page mode. The MB814405C DRAM is ideally suited for mainframe, buffers, hand-held computers video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB814405C is very small, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.

The MB814405C is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon process. This process, coupled with advanced stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB814405C are not critical and all inputs are TTL compatible.

■ PRODUCT LINE & FEATURES

	Paramete		MB814405C-60	MB814405C-70	
RAS Access Time			60 ns max.	70 ns max.	
CAS Access Time			15 ns max.	20 ns max.	
Address Access Time			30 ns max. 35 ns ma		
Random Cycle	Time		104 ns max. 119 ns min.		
Fast Page Mod	e Cycle Time		25 ns min.	30 ns min.	
_	Operating	Normal Mode	336 mW max.	297 mW max.	
Low Power Dissipation	current	Hyper Page Mode	363 mW max.	303 mW max.	
	Standby cu	rrent	11 mW max. (TTL level)/5.5 n	nW max. (CMOS level)	

- 1,048,576 words × 4 bit organization
- Silicon gate, CMOS, Advanced-Stacked Capacitor Cell
- All input and output are TTL compatible
- 1024 refresh cycles every 16.4 ms
- · Self refresh function

- Early write or OE controlled write capability
- RAS-only, CAS-before-RAS, or Hidden Refresh
- Hyper Page Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance


This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Voltage at any pin relative to Vss	VIN, VOUT	-0.5 to +7.0	V
Voltage of Vcc supply relative to Vss	Vcc	-0.5 to +7.0	V
Power Dissipation	Po	1.0	W
Short Circuit Output Current	Іоит	-50 to +50	mA
Storage Temperature	Тѕтс	-55 to +125	°C


WARNING: Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability

■ PACKAGE



Package and Ordering Information

- 26-pin plastic (300 mil) SOJ, order as MB814405C-xxPJN
- 26-pin plastic (300 mil) TSOP-II with normal bend leads, order as MB814405C-xxPFTN





■ CAPACITANCE

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz})$

Parameter	Symbol	Тур.	Max.	Unit
Input Capacitance, Ao toAo	C _{IN1}	_	5	pF
Input Capacitance, RAS, CAS, WE, OE	C _{IN2}	_	7	pF
Input/Output Capacitance, DQ1 to DQ4	CDQ	_	7	pF

■ PIN ASSIGNMENTS AND DESCRIPTIONS





26-Pin TSOP:

Designator	Function
DQ1 to DQ4	Data Input/Output
WE	Write enable
RAS	Row address strobe
A ₀ to A ₉	Address inputs
Vcc	+5.0 volt power supply
ŌĒ	Output enable
CAS	Column address strobe
Vss	Circuit ground

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min.	Тур.	Max.	Unit	Ambient Operating Temp.	
Supply Voltage*1	Vcc	4.5	5.0	5.5	V		
Supply voltage	Vss	0	0	0	V	0°C to 170°C	
Input High Voltage, all inputs*1	Vıн	2.4	_	6.5	V	0°C to +70°C	
Input Low Voltage, all inputs*, *1	VIL	-0.3	_	0.8	V		

^{*:} Undershoots of up to -2.0 volts with a pulse width not exceeding 20ns are acceptable.

■ FUNCTIONAL OPERATION

ADDRESS INPUTS

Twenty input bits are required to decode any four of 4,194,304 cell addresses in the memory matrix. Since only ten address bits are available, the column and row inputs are separately strobed by \overline{CAS} and \overline{RAS} as shown in Figure 5. First, ten row address bits are input on pins A₀-through-A₉ and latched with the row address strobe (\overline{RAS}) then, ten column address bits are input and latched with the column address strobe (\overline{CAS}). Both row and column addresses must be stable on or before the falling edge of \overline{CAS} and \overline{RAS} , respectively. The address latches are of the flow-through type; thus, address information appearing after trah (min)+ tr is automatically treated as the column address.

WRITE ENABLE

The read or write mode is determined by the logic state of \overline{WE} . When \overline{WE} is active Low, a write cycle is initiated; when \overline{WE} is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUT

Input data is written into memory in either of three basic ways—an early write cycle, an \overline{OE} (delayed) write cycle, and a read-modify-write cycle. The falling edge of \overline{WE} or \overline{CAS} , whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data (DQ₁-DQ₄) is strobed by \overline{CAS} and the setup/hold times are referenced to \overline{CAS} because \overline{WE} goes Low before \overline{CAS} . In a delayed write or a read-modify-write cycle, \overline{WE} goes Low after \overline{CAS} ; thus, input data is strobed by \overline{WE} and all setup/hold times are referenced to the write-enable signal.

DATA OUTPUT

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs and High-Z state are obtained under the following conditions:

 t_{RAC} : from the falling edge of \overline{RAS} when t_{RCD} (max) is satisfied.

tcac: from the falling edge of CAS when tRCD is greater than tRCD (max).

taa : from column address input when trad is greater than trad (max), and trad (max) is satisfied.

toea: from the falling edge of \overline{OE} when \overline{OE} is brought Low after trac, tcac, or taa

toez: from \overline{OE} inactive.

toff : from CAS inactive while RAS inactive.

toff : from RAS inactive while CAS inactive.

twez : from WE active while CAS inactive.

The data remains valid after either \overline{OE} is inactive, or both \overline{RAS} and \overline{CAS} are inactive, or \overline{CAS} is reactived. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

HYPER PAGE MODE OPERATION

The hyper page mode operation provides faster memory access and lower power dissipation. The hyper page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions, \overline{RAS} is held Low for all contiguous memory cycles in which row addresses are common. For each page of memory (within column address locations), any of 1,024 \times 4-bits can be accessed and, when multiple MB814405Cs are used, \overline{CAS} is decoded to select the desired memory page. Hyper page mode operations need not be addressed sequentially and combinations of read, write, and/or read-modify-write cycles are permitted. Hyper page mode features that output remains valid when \overline{CAS} is inactive until \overline{CAS} is reactivated.

■ DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Notes 3

Parameter		Parameter Symbol Conditions					Unit
		Symbol Conditions		Min.	Тур.	Max.	Unit
Output high voltage*1		Vон	Iон = −5.0 mA	2.4	_	_	V
Output low voltage*	1	Vol	IoL = 4.2 mA	_	_	0.4	V
Input leakage currer	nt (any input)	l _{I(L)}	0 V \leq V _{IN} \leq 5.5 V; 4.5 V \leq V _{CC} \leq 5.5 V; Vss = 0 V; All other pins not under test = 0 V		_	10	μΑ
Output leakage current		lo(L)	0 V ≤ Voυτ ≤ 5.5 V; Data out disabled	-10	_	10	
Operating current	MB814405C-60		RAS & CAS cycling;			61	mA
(Average power supply current)*2	MB814405C-70	lcc ₁	trc = min	_	_	54	
Standby current	TTL level		RAS = CAS = VIH			2.0	^
(Power supply current)	CMOS level	lcc2	$\overline{RAS} = \overline{CAS} \ge Vcc -0.2 V$	_	_	1.0	mA
Refresh current #1	MB814405C-60		CAS = V _{IH} , RAS cycling;			61	mA
(Average power supply current)*2	MB814405C-70	lcc3	trc = min	_	_	54	
Hyper page mode	MB814405C-60	Icc4	RAS = V _{IL} , CAS cycling;			66	4
current*2	MB814405C-70	ICC4	thec = min	_		55	mA
Refresh current #2 (Average power	MB814405C-60	laa-	RAS cycling; CAS-before-RAS;			49	A
supply current)*2	MB814405C-70	lcc ₅	t _{RC} = min	_	_	44	mA
Refresh current #3	MB814405C-60		$\overline{RAS} = \overline{CAS} \le 0.2 \text{ V}$			1000	
(Average power supply current)	MB814405C-70	lcc ₉	Self refresh	_	_	1000	μΑ

■ AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.)

Notes 3, 4, 5

Parameter me Between Refresh andom Read/Write Cycle Time ead-Modify-Write Cycle Time cess Time from RAS*6, 9 cess Time from CAS*7, 9 clumn Address Access Time*8, 9 cutput Hold Time cutput Hold Time cutput Buffer Turn On Delay Time cutput Buffer Turn Off Delay Time*10 cutput Buffer Turn Off Delay Time from CAS	Symbol - tref trc trkc trkc trac trac tcac taa toh tohc tohc torf tofr	MB814 Min. 104 138 5 5 0	405C-60 Max. 16.4 — 60 15 30 — 15 15	MB814 Min. — 119 156 — — 5 5 0 —	405C-70 Max. 16.4 — 70 20 35 — — 15	ms ns ns ns ns ns ns ns
andom Read/Write Cycle Time ead-Modify-Write Cycle Time excess Time from RAS*6, 9 excess Time from CAS*7, 9 elumn Address Access Time*8, 9 extput Hold Time extput Hold Time from CAS extput Buffer Turn On Delay Time extput Buffer Turn Off Delay Time*10 extput Buffer Turn Off Delay Time from CAS	trc trwc trac tcac taa toh tohc ton toff		16.4 — 60 15 30 — — 15	— 119 156 — — — 5 5	16.4 — 70 20 35 — —	ns ns ns ns ns ns
andom Read/Write Cycle Time ead-Modify-Write Cycle Time excess Time from RAS*6, 9 excess Time from CAS*7, 9 elumn Address Access Time*8, 9 extput Hold Time extput Hold Time from CAS extput Buffer Turn On Delay Time extput Buffer Turn Off Delay Time*10 extput Buffer Turn Off Delay Time from CAS	trc trwc trac tcac taa toh tohc ton toff	138 — — — 5 5	 60 15 30 15	156 ————————————————————————————————————	 70 20 35 	ns ns ns ns ns ns
ead-Modify-Write Cycle Time cess Time from RAS*6, 9 cess Time from CAS*7, 9 clumn Address Access Time*8, 9 cutput Hold Time cutput Hold Time from CAS cutput Buffer Turn On Delay Time cutput Buffer Turn Off Delay Time*10 cutput Buffer Turn Off Delay Time from CAS	trwc trac trac taa toh tohc ton toff	138 — — — 5 5	 60 15 30 15	156 ————————————————————————————————————	70 20 35 — —	ns ns ns ns ns
ccess Time from RAS*6,9 ccess Time from CAS*7,9 clumn Address Access Time*8,9 cutput Hold Time cutput Hold Time from CAS cutput Buffer Turn On Delay Time cutput Buffer Turn Off Delay Time*10 cutput Buffer Turn Off Delay Time from CAS	trac tcac taa toh tohc tonc toff		60 15 30 — — — — 15		70 20 35 — —	ns ns ns ns ns
ccess Time from CAS*7, 9 column Address Access Time*8, 9 cutput Hold Time cutput Hold Time from CAS cutput Buffer Turn On Delay Time cutput Buffer Turn Off Delay Time*10 cutput Buffer Turn Off Delay Time from AS cutput Buffer Turn Off Delay Time from E cansition Time	tcac taa toh tohc ton toff tofr	— 5 5	15 30 — — — — — 15	— 5 5	20 35 — — —	ns ns ns ns
olumn Address Access Time*8,9 Litput Hold Time Litput Hold Time from CAS Litput Buffer Turn On Delay Time Litput Buffer Turn Off Delay Time*10 Litput Buffer Turn Off Delay Time from AS Litput Buffer Turn Off Delay Time from E	taa toh tohc ton toff toff	— 5 5	30 — — — — — 15	— 5 5	35 — — —	ns ns ns
utput Hold Time utput Hold Time from CAS utput Buffer Turn On Delay Time utput Buffer Turn Off Delay Time*10 utput Buffer Turn Off Delay Time from AS utput Buffer Turn Off Delay Time from E ansition Time	toh tohc ton tor torr	5	_ _ _ _ _ 15	5	_ _ _	ns ns ns
utput Hold Time from CAS utput Buffer Turn On Delay Time utput Buffer Turn Off Delay Time* utput Buffer Turn Off Delay Time from AS utput Buffer Turn Off Delay Time from atput Buffer Turn Off Delay Time from E ansition Time	tonc ton toff tofr	5	— — 15	5	_ _	ns ns
utput Buffer Turn On Delay Time utput Buffer Turn Off Delay Time*10 utput Buffer Turn Off Delay Time from AS utput Buffer Turn Off Delay Time from E ansition Time	ton toff tofr		— 15		_	ns
utput Buffer Turn Off Delay Time*10 utput Buffer Turn Off Delay Time from AS utput Buffer Turn Off Delay Time from E ansition Time	toff tofr	0 — —		0	— 15	
utput Buffer Turn Off Delay Time from AS utput Buffer Turn Off Delay Time from E ansition Time	tofr			_	15	no
AS utput Buffer Turn Off Delay Time from E ansition Time		_	15		1	ns
E ansition Time	twez		.0	_	15	ns
		_	15	_	15	ns
O Danahanna Tima	t⊤	1	50	1	50	ns
S Precharge Time	t RP	40	_	45	_	ns
NS Pulse Width	t ras	60	100000	70	100000	ns
NS Hold Time	trsh	15	_	20	_	ns
AS to RAS Precharge Time*21	tcrp	0	_	0	_	ns
AS to CAS Delay Time*11, 12, 22	tRCD	14	45	14	50	ns
AS Pulse Width	tcas	10	10000	10	10000	ns
AS Hold Time	t csH	40	_	50	_	ns
AS Precharge Time (Normal)*19	t CPN	10	_	10	_	ns
ow Address Set Up Time	tasr	0	_	0	_	ns
ow Address Hold Time	t RAH	10	_	10	_	ns
olumn Address Set Up Time		0	_	0	_	ns
olumn Address Hold Time	t cah	10	_	10	_	ns
	tRAD	12	30	12	35	ns
•			_		_	ns
					_	ns
					_	ns
ead Command Hold Time	t rrh	0	_	0	_	ns
ead Command Hold Time	t RCH	0	_	0	_	ns
	twcs	0	_	0	_	ns
rite Command Hold Time			+ _ +		_	ns
			_		_	ns
			_		_	ns
			_		_	ns
	tos	0		0		113
A A A C C C C C S S S S S S S S S S S S	S to RAS Precharge Time*21 S to CAS Delay Time*11, 12, 22 S Pulse Width S Hold Time S Precharge Time (Normal)*19 w Address Set Up Time w Address Hold Time lumn Address Hold Time lumn Address Hold Time lumn Address Delay Time*13 lumn Address to RAS Lead Time lumn Address to CAS Lead Time ad Command Set Up Time ad Command Hold Time ferenced to RAS*14 ad Command Hold Time ferenced to CAS*14 ite Command Set Up Time*15	S to RAS Precharge Time*21 tcRP S to CAS Delay Time*11, 12, 22 tRCD S Pulse Width tcAS S Hold Time tcSH S Precharge Time (Normal)*19 tcPN W Address Set Up Time tASR W Address Hold Time tcAH Iumn Address Hold Time tcAH Iumn Address Hold Time tcAH Iumn Address to RAS Lead Time tcAL Iumn Address to RAS Lead Time tcAL ad Command Hold Time tcAL ad Command Hol	S to RAS Precharge Time*21 tcrp 0 S to CAS Delay Time*11, 12, 22 trcd 14 S Pulse Width tcas 10 S Hold Time tcsh 40 S Precharge Time (Normal)*19 tcpn 10 W Address Set Up Time tasr 0 W Address Hold Time trah 10 Iumn Address Set Up Time tasc 0 Iumn Address Hold Time tcah 10 S to Column Address Delay Time*13 trad 12 Iumn Address to RAS Lead Time trah 30 Iumn Address to CAS Lead Time trak 23 ad Command Hold Time trak 0 ad Command Hold Time trenced to RAS*14 trenced to CAS*14 trenced to CAS*	S to RAS Precharge Time *21	S to RAS Precharge Time *21 tcRP 0 0 S to CAS Delay Time *11, 12, 22 tRCD 14 45 14 S Pulse Width tcAS 10 10000 10 S Hold Time tcSH 40 50 S Precharge Time (Normal) *19 tcPN 10 10 W Address Set Up Time tASR 0 0 W Address Hold Time tRAH 10 10 Iumn Address Set Up Time tcAH 10 10 Iumn Address Hold Time tcAH 10 10 S to Column Address Delay Time *13 tRAD 12 30 12 Iumn Address to RAS Lead Time tcAL 23 28 add Command Set Up Time tRCS 0 0 add Command Hold Time tRCH 0 0 add Command Hold Time tRCH 0 0 add Command Set Up Time tRCH 0 0 add Command Set Up Time tRCH 0 0 add Command Hold Time tRCH 0 0 add Command Hold Time tRCH 10 10 E Pulse Width twP 10 10 E Pulse Width twP 10 10 ite Command to RAS Lead Time tRWL 15 18 ite Command to CAS Lead Time tcWL 10 10 ite Command to CAS Lead Time tcWL 10 10 ite Command to CAS Lead Time tcWL 10 10 ite Command to CAS Lead Time tcWL 10 10 ite Command to CAS Lead Time tcWL 10 10 ite Command to CAS Lead Time tcWL 10 10 ite Command to CAS Lead Time tcWL 10 10 ite Command to CAS Lead Time tcWL 10 10 ite Command to CAS Lead Time tcWL 10 10 ite Command to CAS Lead Time tcWL 10 10 ite Command to CAS Lead Time tcWL 10 10 ite Command to CAS Lead Time tcWL 10 10 ite Command to CAS Lead Time tcWL 10 10 ite Command to CAS Lead Time tcWL 10 10 ite Command to CAS Lead Time tcWL 10 10 ite Command to CAS Lead Time tcWL 10 10 ite Command to CAS Lead Time tcWL 10 10 ite Command to CAS Lead Time tcWL 10 10 ite Cas CAS Lead Time tcWL 10	S to RAS Precharge Time *21 tcRP


(Continued)

(Continued)

No.	Parameter	Symbol	MB814	405C-60	MB814	405C-70	Unit
NO.	Parameter	Symbol	Min.	Max.	Min.	Max.	Unit
38	DIN Hold Time	t DH	10	_	10	_	ns
39	RAS to WE Delay Time	t RWD	77	_	87	_	ns
40	CAS to WE Delay Time	tcwd	32	_	37		ns
41	Column Address to WE Delay Time	t awd	47	_	52	_	ns
42	RAS Precharge Time to CAS Active Time (Refresh cycles)	t RPC	5	_	5	_	ns
43	CAS Set Up Time for CAS-before- RAS Refresh	tcsr	0	_	0	_	ns
44	CAS Hold Time for CAS-before- RAS Refresh	t chr	10	_	10	_	ns
45	WE Set Up Time from RAS*20	twsr	0	_	0	_	ns
46	WE Hold Time from RAS*20	twhr	10	_	10	_	ns
47	Access Time from OE*9	t oea	_	15	_	20	ns
48	Output Buffer Turn Off Delay from OE*10	toez	_	15	_	15	ns
49	OE to RAS Lead Time for Valid Data	t oel	10	_	10	_	ns
50	OE to CAS Lead Time	t coL	5	_	5	_	ns
51	OE Hold Time Referenced to WE*16	t oeh	0	_	0	_	ns
52	OE to Data In Delay Time	t oed	15	_	15	_	ns
53	DIN to CAS Delay Time*17	t DZC	0	_	0	_	ns
54	DIN to OE Delay Time*17	t DZO	0	_	0	_	ns
55	OE Precharge Time	t oep	10	_	10	_	ns
56	OE Hold Time Referenced to CAS	t oech	10	_	10	_	ns
57	WE Precharge Time	twpz	10	_	10	_	ns
58	WE to Data In Delay Time	twed	15	_	15	_	ns
59	RAS to Data In Delay Time	t RDD	15	_	15	_	ns
60	CAS to Data In Delay Time	tcdd	15	_	15	_	ns
61	RAS to Column Address Hold Time	t ar	26	_	26	_	ns
62	Write Command Hold Time Referenced to RAS	twcr	24	_	24	_	ns
63	Data Input Hold Time Referenced to RAS	t DHR	24	_	24	_	ns
64	Hyper Page Mode Read/Write Cycle Time	t HPC	25	_	30	_	ns
65	Hyper Page Mode Read-Modify-Write Cycle Time	t HPRWC	66	_	71	_	ns
66	Access Time from CAS Precharge*9, 18	t CPA		35	_	40	ns
67	Hyper Page Mode CAS Precharge Time	t CP	10	_	10	<u> </u>	ns
68	Hyper Page Mode RAS Pulse Width	t rasp	_	200000	_	200000	ns
69	Hyper Page Mode RAS Hold Time from CAS Precharge	t RHCP	35	_	40	_	ns
70	Hyper Page Mode CAS Precharge to WE Delay Time	t CPWD	52	_	57	_	ns

Notes: 1. Referenced to Vss.

- 2. Icc depends on the output load conditions and cycle rates; The specified values are obtained with the output open.
 - lcc depends on the number of address change as $\overline{RAS} = V_{IL}$ and $\overline{CAS} = V_{IH}$ lcc₁, lcc₃ and lcc₅ are specified at one time of address change during $\overline{RAS} = V_{IL}$ and $\overline{CAS} = V_{IH}$.
 - lcc4 is specified at one time of address change during one Page cycle.
- 3. An Initial pause (RAS=CAS=V_{IH}) of 200 μs is required after power-up followed by any eight RAS-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- 4. AC characteristics assume $t_T = 2$ ns.
- 5. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also transition times are measured between V_{IH} (min) and V_{IL} (max).
- 6. Assumes that t_{RCD} ≤ t_{RCD} (max), t_{RAD} ≤ t_{RAD} (max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will be increased by the amount that t_{RCD} exceeds the value shown. Refer to Fig. 2 and 3.
- 7. If $trcd \ge trcd$ (max), $trad \ge trad$ (max), and $tasc \ge taa tcac t\tau$, access time is tcac.
- 8. If trad \geq trad (max) and tasc \leq taa tcac tt, access time is taa.
- 9. Measured with a load equivalent to two TTL loads and 100 pF.
- 10. toff and toff is specified that output buffer change to high impedance state.
- 11. Operation within the trcd (max) limit ensures that trac (max) can be met. trcd (max) is specified as a reference point only; if trcd is greater than the specified trcd (max) limit, access time is controlled exclusively by tcac or taa.
- 12. t_{RCD} (min) = t_{RAH} (min)+ $2t_{T}$ + t_{ASC} (min).
- 13. Operation within the trad (max) limit ensures that trac (max) can be met. trad (max) is specified as a reference point only; if trad is greater than the specified trad (max) limit, access time is controlled exclusively by trac or trad.
- 14. Either trrh or trch must be satisfied for a read cycle.
- 15. twcs is specified as a reference point only. If twcs ≥ twcs (min) the data output pin will remain High-Z state through entire cycle.
- 16. Assumes that twcs < twcs (min).
- 17. Either tozc or tozo must be satisfied.
- 18. tcpa is access time from the selection of a new column address (that is caused by changing CAS from "L" to "H"). Therefore, if tcp is long, tcpa is longer than tcpa (max) as shown in Fig. 4.
- 19. Assumes that $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh.
- 20. Assumes that Test mode function.
- 21. The last \overline{CAS} rising edge.
- 22. The first \overline{CAS} falling edge.




■ FUNCTIONAL TRUTH TABLE

Operation Mede	Clock Input			Add	Address		Data	Dofrach	Note	
Operation Mode	RAS	CAS	WE	ŌĒ	Row	Column	Input	Output	Refresh	Note
Standby	Н	Н	Х	Х	_	_	_	High-Z	_	
Read Cycle	L	L	Н	L	Valid	Valid	_	Valid	Yes*	trcs ≥ trcs (min)
Write Cycle (Early Write)	L	L	L	Х	Valid	Valid	Valid	High-Z	Yes*	twcs ≥ twcs (min)
Read-Modify- Write Cycle	L	L	H→L	L→H	Valid	Valid	Valid	Valid	Yes*	tcwp ≥ tcwp (min)
RAS-only Refresh Cycle	L	Н	Х	Х	Valid	_	_	High-Z	Yes	
CAS-before-RAS Refresh Cycle	L	L	Н	Х	_	_	_	High-Z	Yes	tcsr ≥ tcsr (min)
Hidden Refresh Cycle	H→L	L	Н	L	_	_	_	Valid	Yes	Previous data is kept
Test Mode Set Cycle (CBR)	L	L	L	Х	_	_	_	High-Z	Yes	$t_{CSR} \ge t_{CSR} (min)$ $t_{WSR} \ge t_{WSR} (min)$
Test Mode Set Cycle (Hidden)	H→L	L	L	Х	_	_	_	Valid	Yes	$t_{CSR} \ge t_{CSR} (min)$ $t_{WSR} \ge t_{WSR} (min)$

Note: X: "H" or "L"

* : It is impossible in Hyper Page Mode.




To implement a read operation, a valid address is latched by the \overline{RAS} and \overline{CAS} address strobes and with \overline{WE} set to a High level and \overline{OE} set to a low level, the output is valid once the memory access time has elapsed. The access time is determined by $\overline{RAS}(t_{RAC})$, $\overline{CAS}(t_{CAC})$, \overline{OE} (t_{CAS}) or column addresses (t_{CAS}) under the following conditions:


If $t_{RCD} > t_{RCD}$ (max), access time = t_{CAC} .


If $t_{RAD} > t_{RAD}$ (max), access time = t_{AA} .


If \overline{OE} is brought Low after trac, tcac, or taa (whichever occurs later), access time = toEA.


However, if either OE or both RAS and CAS or OE goes High, the output returns to a high-impedance state after toh is satisfied.

















DESCRIPTION


The hyper page mode of operation permits faster successive memory operations at multiple column locations of the same row address. This operation is performed by strobing in the row address and maintaining \overline{RAS} at a Low level and \overline{WE} at a High level during all successive memory cycles in which the row address is latched. The address time is determined by tcac, taa, tcpa, or toea, whichever one is the latest in occurring.


To obtain a high impedance state, confirm either of the following conditions, $\overline{\text{OE}}$ set to a high level or $\overline{\text{WE}}$ set to a low level after $\overline{\text{CAS}}$ set to a high level or $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ set to a high level.













Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 1,024 row addresses every 16.4-milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden

RAS-only refresh is performed by keeping RAS Low and CAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, DQ pins are kept in a high-impedance state.



CAS-before-RAS refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held Low for the specified setup time (tcsn) before RAS goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh operation.


WE must be held High for the specified set up time (twsR) before RAS goes Low in order not to enter "Test Mode".



DESCRIPTION

A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the active time of CAS and cycling RAS. The refresh row address is provided by the on-chip refresh address counter. This eliminates the need for the external row address that is required by DRAMs that do not have CAS-before-RAS refresh capability.

WE must be held High for the specified set up time (twsr) before RAS goes Low in order not to enter "Test Mode".



DESCRIPTION


Test Mode;

The purpose of this test mode is to reduce device test time to half of that required to test the device conventionally. The test mode function is entered by performing a $\overline{\text{VE}}$ and $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ (WCBR) refresh for the entry cycle. In the test mode, read and write operations are executed in units of eights bits which are selected by the address combination of CAO. In the write mode, data is written into eight cells simultaneously. But the data must be input from all DQ pins. In the read mode, the data of eight cells at the selected addresses are read out from DQ and checked in the following manner.

When the eight bits are all "L" or all "H", a "H" level is output. When the eight bits show a combination of "L" and "H", a "L" level is output.

The test mode function is exited by performing a RAS-only refresh or a CAS-before-RAS refresh for the exit cycle. In test mode operation, the following parameters are delayed approximately 5 ns from the specified value in the data sheet.

trc, trwc, trac, taa, tras, tcsh, tral, trwd, tawd, tpc, tprwc, tcpa, trhcp, tcpwd



DESCRIPTION

A special timing sequence using the $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh counter test cycle provides a convenient method to verify the functionality of $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh circuitry. If, after a $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle. $\overline{\text{CAS}}$ makes a transition from High to Low while $\overline{\text{RAS}}$ is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits $A_{\text{\scriptsize 0}}$ through $A_{\text{\scriptsize 9}}$ are defined by the on-chip refresh counter.

Column Address: Bits A₀ through A₉ are defined by latching levels on A₀-A₉ at the second falling edge of CAS.


The $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Counter Test procedure is as follows ;

- 1) Normalize the internal refresh address counter by using 8 RAS-only refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 1024 row addresses at the same column address by using normal write cycles.
- 4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using CAS-before-RAS refresh counter test (read-modify-write cycles). Repeat this procedure 1024 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4) by using normal read cycle for all 1024 memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).

(At recommended operating conditions unless otherwise noted.)

No.	Parameter	Symbol	MB814	405C-60	MB8144	105C-70	
140.	i arameter	Symbol	Min.	Max.	Min.	Max.	Unit
90	Access Time from CAS	t FCAC	_	35	_	40	ns
91	Column Adress Hold Time	t FCAH	30	_	30	_	ns
92	CAS to WE Delay Time	trcwd	55	_	60	_	ns
93	CAS Pulse Width	t FCAS	35	_	40	_	ns
94	RAS Hold Time	t FRSH	35	_	40	_	ns

Note: Assumes that CAS-before-RAS refresh counter test cycle only.



(At recommended operating conditions unless otherwise noted.)

No.	Parameter	Symbol	MB814	405C-60	MB8144	105C-70	
140.	i diametei	Symbol	Min.	Max.	Min.	Max.	Unit
100	RAS Pulse Width	t rass	100	-	100		μs
101	RAS Precharge Time	t RPS	104		119	_	ns
102	CAS Hold Time	t cнs	– 50	_	– 50	_	ns

Note: Assumes set refresh cycle only

DESCRIPTION

The self refresh cycle provides a refresh operation without external clock and external Address. Self refresh control circuit on chip is operated in the self refresh cycle and refresh operation can be automatically executed using internal refresh address counter.


If \overline{CAS} goes to "L" before \overline{RAS} goes to "L" (CBR) and the condition of \overline{CAS} "L" and \overline{RAS} "L" is kept for term of t_{RASS} (more than 100 μ s), the device can be entered the self refresh cycle. And after that, refresh operation is automatically executed per fixed interval using internal refresh address counter during " \overline{RAS} =L" and " \overline{CAS} =L".

And exit from self refresh cycle is performed by toggling of RAS and CAS to "H" with specifying tons min.


Restruction for Self refresh operation;

For self refresh operation, the notice below must be considered.

- In the case that distribute CBR refresh are operated in read/write cycles
 Self refresh cycles can be executed without special rule if 1024 cycles of distribute CBR refresh are executed within tree max...
- In the case that burst CBR refresh or RAS-only refresh are operated in read/write cycles
 1024 times of burst CBR refresh or 1024 times of burst RAS-only refresh must be executed before and after Self refresh
 cycles.




■ PACKAGE DIMENSIONS



(Continued)

(Continued)



FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-88, Japan

Tel: (044) 754-3763 Fax: (044) 754-3329

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A.

Tel: (408) 922-9000 Fax: (408) 432-9044/9045

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED #05-08, 151 Lorong Chuan New Tech Park

Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220 All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.

F9703

© FUJITSU LIMITED Printed in Japan